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Abstract: 6 
Photovoltaic (PV) hot-spots are considered as one of the main reliability issues for PV modules. 7 
Although PV modules are capable to tolerate over-temperature, the hot-spots can lead to 8 
accelerated aging and, sometimes, to sudden failure with possible risk to fire. The common-9 
practise for mitigating this phenomenon is the adoption of the conventional bypass diode 10 
circuit, yet, this method does not guarantee a decrease in the temperature of hot-spotted solar 11 
cell. Therefore, in this paper, we present the development of a new current limiter circuit that 12 
is capable of mitigating the current flow of PV modules affected by mismatch conditions 13 
including partial shading and hot-spotting phenomenon. The foundation of the proposed circuit 14 
is fundamentally based on an input buffer which allows high impedance input voltages, and an 15 
operational amplifier circuit which controls the current flow of an integrated MOSFETs. 16 
Hence, to allow the control of the amount of current passing though mismatched PV sub-17 
strings, and therefore, increase the output power generation. Detailed circuit simulations and 18 
multiple experiments are presented to evidence the capability of the circuit. In contrast, the 19 
average dissipated power of the circuit is limited to 0.53 W.  20 
Keywords: Hot-spots; bypass diode; Reliability Analysis; Photovoltaics. 21 
 
1. Introduction 22 
1.1 Overview of PV Mismatch Conditions 23 
In the last years the Photovoltaic (PV) technology experienced a huge increase of the total 24 
installed capacity. As a worldwide point of view, the attainment of the fuel parity pushed large 25 
investments in the construction of new photovoltaic systems. By taking in mind that the return 26 
of investment (ROI), is not only reliant on the expected lifetime of the PV systems, but also on 27 
the continuity of the energy generation, it is clear that PV systems shut down for maintenance 28 
purposes should be avoided or, at least, minimized. It is quite understandable that the finest 29 
strategy to prevent production losses, and consequent maintenance demands, is to advance the 30 
technological solutions for reliability of photovoltaics modules. 31 
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Nowadays, PV reliability analysis became an important factor to utilize the main cause of PV 32 
degradation, failure and mismatch conditions. PV installations frequently suffers from partial 33 
shading conditions arise during cloud movements [1], permanent shade (i.e. tree coverage) [2], 34 
and dust particles [3]. Practically speaking, these issues are a considered as the major 35 
significant factors in decreasing the performance of the output power generation of PV 36 
modules, as well as creating an uneven increase in the cells temperature, causing a phenomenon 37 
named “PV hot-spots” [4]-[5]. 38 
It should be remarked that not only the impact of partial shading, mismatch conditions and 39 
aging would result hot-spotting phenomenon. But also, PV modules are affected by micro-40 
cracks, snail trail contamination and internal corrosion and delamination, hence, these factors 41 
would also increase the probability of the existence of hot-spots. The rising in temperature due 42 
to hot-spots is caused by the reversed biasing of the output PV current, thus the affected solar 43 
cells will be dissipating power and getting hot [6]. In order to limit the determined reverse 44 
voltage and current bias, usually the PV modules are equipped with bypass diodes, as well 45 
explained early in 1986 [7]. Unfortunately, various studies including [8]-[10] confirm that 46 
bypass diodes cannot overcome the hot-spots events. 47 
M. Dhimish et al. [8], shows that the mitigation of hot-spots is possible using the integration 48 
of MOSFETs parallelised with the PV modules, but, certainly it was observed that the 49 
conventional bypass diode fails to overcome the hot-spotting phenomenon. In addition, I. 50 
Geisemeyer et al. [9] argues that the integration of conventional bypass diodes in hot-spotted 51 
PV modules typically would increase the risk of increasing the surface-temperature of the 52 
affected PV modules, resulting an increase in the output power loss. 53 
According to the survey conducted by P. Manganiello et al. [10], it was observed that 54 
mismatching conditions and aging of PV modules lead to the occurrence of PV hot-spotting 55 
phenomenon. It was recommend that the conventional procedure to overcome PV hot-spots 56 
cannot be though using the conventional bypass diodes circuits, but, a more complex power 57 
electronics system designs are required. 58 
The ability to sustain hot-spots, it has been commercially certified by the international standard 59 
IEC 61215 that the integration of bypass diodes have to be the standard practise in PV 60 
manufacturing, however, future correspondence of PV hot-spots has to be further investigated. 61 
On the other hand, largest up-to-date study have investigated the impact and output power loss 62 
of 2580 PV modules distributed across the UK [11]. It was found that the power dissipation of 63 
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hot-spotted PV modules is varying from -2.7% to -19%. Ultimately, this power loss would 64 
increase the fault probability in PV installations due to the presence of the hot-spots. 65 
1.2 Existing Hot-Spots Mitigating Techniques 66 
In this section a comprehensive review of existing hot-spotting mitigating techniques will be 67 
discussed. A summary of available hot-spotting mitigation methods are presented in Table 1. 68 
K. Kim & P. Krein [12] proposed one of the first hot-spotting mitigation techniques which is 69 
based on the reconfiguration of the PV module bypass diodes. This technique moderately 70 
improves the hot-spotted solar cells temperature. On the other hand, S. Daliento et al. [13], 71 
presented a modified bypass diode configuration with the present of MOSFETs to state ON-72 
OFF the PV module during hot-spotting scenarios, while the system output power improvement 73 
was not discussed. 74 
Other methods, such as [14]-[17] use the relay-state controllable MOSFETs within the hot-75 
spotted PV modules. There is a considerable increase in the output power during partial shading 76 
scenarios, as well as decrease in the hot-spotted cells temperature. However, these methods 77 
contains micro-controller based circuits, eventually, needs further modification and complex 78 
programming algorithms, as well as additional power supply for the equipped circuit. 79 
In 2019, two novel algorithms based on two different mitigation process have been suggested 80 
to improve the performance of PV modules affected by hot-spots. P. Guerriero et al. [18] 81 
proposed a modified bypass diode circuit that is capable of decreasing the temperature of the 82 
hot-spots up to 50 °C; while during partial shading scenarios the circuit is only capable of 83 
enhancing the output power by at most 8%. In addition, M. Dhimish. [19], proposed suitable 84 
method improves the output power of hot-spotted PV module at least by 70%. The method uses 85 
a modified maximum power point tracking (MPPT) algorithm which is skilled of determining 86 
the amount of current and voltage loss for hot-spotted PV modules, subsequently, increasing 87 
the output power production. While the main drawback of this algorithm that it is not capable 88 
of decreasing the temperature of the hot-spots.  89 
By contrast with above limitations, in this article, we propose a novel PV hot-spotting 90 
mitigation technique using the concept of a current limiter circuit. The proposed circuit is based 91 
on an input buffer which allows high impedance input voltages that occurs during mismatch 92 
conditions (i.e. partial shading), and an operational amplifier circuit which controls the current 93 
flow of an integrated MOSFETs. Hence, to allow the control of the amount of current passing 94 
though mismatched PV sub-strings, and therefore, increase the output power generation. 95 
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Differently from previous hot-spotting mitigation solutions, the new current limiter circuit is 96 
able to completely suppress the current flow into the reverse biased solar cell(s), therefore no 97 
leakage/reversed current is present in the affected PV module. It has also a significant lower 98 
forward voltage drop than conventional bypass diodes circuits such as Schottky diodes. 99 
Practically speaking, a drop of less than 0.24 V at 2 A of current is required to function the 100 
circuit which translates into a typical maximum power dissipation of 0.5 W.  101 
Additional advantage of the proposed circuit that it can eliminate the increase of the hot-spotted 102 
solar cells temperature, resulting a maximum increase in the output current of 16.7% if the PV 103 
module is affected by multiple hot-spotted solar cells. 104 
 
Table 1 Summary of existing PV hot-spotting mitigation techniques 
Ref. Year  
Proposed Mitigation Technique 
Hot-spots 
Temperature 
Improvement 
% of Output 
Power 
Increase 
[12] 2015 Reexamination of bypass diodes integration with PV 
module as well as improving the structure of the 
bypass diode equipped with hot-spotted PV modules 
 
Moderately 
improvement 
in the cells 
temperature 
Not 
discussed 
[13] 2016 Modified bypass diode circuit integration with respect 
to ON/OFF MOSFETs process 
 
Cooled down 
to 24 °C 
Not 
discussed 
[14] 2017 DC impedance of PV array current, while a two-state 
relay is used to open circuited the hot-spotted PV 
module 
 
Not discussed Up to 2.3% 
[15] 2018 Current and voltage mitigation using MOSFET-based 
circuit 
 
Cooled down 
to 13 °C 
 
Up to 1.7% 
[16] 2018 Mitigating of PV hot-spots using distributed power 
electronics and bypass diodes integration 
 
Cooled down 
to ambient 
temperate 
 
Up to 15.8% 
[17] 2018 16F877A micro-controller based system to prevent 
hot-spotting using open circuited PV module 
operation 
 
Cooled down 
to 17 °C 
Up to 3.8% 
[18] 2019 A bypass circuit using TLC555 digital oscillator and 
two N-Channel MOSFET 
  
Cooled down 
to 50 °C 
 
Up to 8% 
[19] 2019 Enhanced Maximum Power point Tracking (MPPT) 
algorithm to control the decrease of the current for 
hot-spotted PV modules 
 
Not applicable 
“PV remains 
hot-spotted” 
Up to 70% 
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2. Current-Limiter Circuit Implementation – Proposed Method 105 
In order to avoid the decrease of the current caused by PV hot-spots, we have used the principle 106 
of current limit circuit, hence to avoid possible decrease/increase in the current of the affected 107 
PV module. 108 
The standard current limit operation [20] consists of a current sensor, control circuit and a pass 109 
transistor. As shown in Fig. 1, Rsense is a low-value resistor mainly used to sense the current. 110 
As long as the voltage across Rsense is less than 0.6 V, the transistor (T1) will operate at the 111 
conduction statue. Whenever the load current (IL) reaches a value such that when Rsense voltage 112 
(Rsense voltage = IL x Rsense) exceeds 0.6 V, the second transistor (T2) will start to conduct. The 113 
base current of T1 is driven by T2 and, as consequence the emitter current of T1 drops. 114 
The main limitation of this circuit that there is a large voltage drop in the operation of the 115 
current limiter, hence, the PV module voltage at output of the limiter would be affected and 116 
less power would be produced. This voltage drop is associated with the first transistor T1 that 117 
requires almost 1 V to function, and across the Rsense of about 0.6 V. Therefore, the total drop 118 
is equivalent of 1.6 V (i.e. if the PV module is operating at 20 V at maximum power, the net 119 
output voltage at the load would be equal to 18.4 V). 120 
 
Fig. 1 Widely used current limiter circuit 
 
In contrast with above limitation, we have implemented a novel current limiter circuit which is 121 
capable of mitigating the current of the hot-spotted or shaded PV modules with a limited output 122 
voltage loss of 0.08 V using 2 A dc load. The developed circuit is shown in Fig. 2(a). 123 
Twenty series connected solar cells which corresponds to a PV sub-string are connected in 124 
parallel with a bypass diode. In case, there is greater loss in the current, due to the impact of 125 
hot-spotting or high percentage of partial shading, the output current will be derived using the 126 
current limiter circuit. The circuit operates for a minimum supply voltage of 5 V, to higher 127 
values up to 40 V. The voltage across the Rsense resistor is amplified by a subtractor amplifier 128 
(LT1636) in a differential mode. 129 
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According to Fig. 2(b), the differential amplifier (in other words called subtractor), acquires 130 
the output voltage (Vout) by the difference of V1 and V2 multiplied by the ratio of R3 and R1; 131 
where R3 is equal to R2+R4, and R1 is equal to R2. Therefore, Vout is calculated as follows: 132 
𝑉+ = 𝑉1 
𝑅3
𝑅3+𝑅1
                        (1) 133 
𝑉− = 𝑉2 + (𝑉𝑜𝑢𝑡 − 𝑉2) 
𝑅1
𝑅3+𝑅1
                          (2) 134 
Rearranging V+ and V-, the output voltage will be equal to: 135 
𝑉1𝑅3 = 𝑉2(𝑅1 + 𝑅3) + 𝑅1(𝑉𝑜𝑢𝑡 − 𝑉2)                   (3) 136 
𝑉𝑜𝑢𝑡 = (𝑉1 − 𝑉2)
𝑅3
𝑅1
                                                   (4) 137 
 138 
 139 
 140 
 141 
 142 
 143 
                                      (a)                                                                                                  (b) 
 
Fig. 2 (a) Proposed current limiter circuit for preventing PV hot-spots/shading, (b) 
Differential Amplifier where the Vout is the differential input voltage (V1 – V2) multiplied by 
the ratio of R3 and R1 (R1 = R2) 
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To make the circuit generic, we have added a potentiometer R9, which adjusts the gain of the 144 
amplifier. Therefore, if the solar cells have greater current at maximum power point (Impp), the 145 
circuit will be attuned to gets its nominal output current.  As shown in Fig. 2(a), in order to 146 
control the drain-source resistance (RDS), the amplifier output voltage is connected to Q2 147 
MOSFET. On the other hand, the drain current of the Q2 MOSFET controls the LED current 148 
of VOM1271, a photovoltaic MOSFET driver. 149 
When the load current is low, Rsense voltage is also low. As a result, the amplifier output voltage 150 
remains below the threshold of Q2 MOSFET. The consequential higher LED current of the 151 
MOSFET driver yields an output voltage which is high enough to drive Q1 MOSFET. Next, 152 
when the load current reaches a value that drives Q2 MOSFET into a conduction mode, the 153 
gate-source voltage VGS of Q1 MOSFET goes low, subsequently forces the load current to go 154 
low. In case of PV hot-spotting or partial shading scenarios, the conduction mode of the Q2 155 
MOSFET will no longer exists, since lower current will be driven by the circuit. Therefore, the 156 
VGS of Q1 MOSFET goes high and forces the load to drive higher current. Consequently, 157 
improving the current flow of the hot-spotted or shaded solar cells, and resulting higher output 158 
power generation of the PV module. 159 
The presented solution fully prevents the rising in the temperature of the hot-spotted solar cells 160 
through the control of the current driven by the circuit. Furthermore, different from other 161 
prevention methods such as [15]-[17], the proposed method does not exploit microprocessor 162 
or any other logic-based apparatuses, and it consume a very limited power during the mitigation 163 
events, since the MOSFET Q1 and LED current deriver are internally operated using the 164 
amplifier circuit, whereas the voltage drop across the MOSFET Q1 and Rsense is very limited.  165 
Previous circuit shown in Fig. 2(a) has a differential amplifier with low-impedance 166 
capabilities, and since the purpose of the developed current limiter circuit has to work with 167 
mismatch conditions associated with PV modules, therefore, high impedance would be 168 
expected. Hence, the design of the amplifier circuit has been improved to overcome this issue. 169 
High input impedance instrumentation amplifier is used to allow high impedance measurement 170 
of the PV modules. According to Fig. 3, the two non-inverting amplifiers (LT2 and LT3) are 171 
acting as a buffer amplifiers with a gain expressed by (5). The main advantage of this 172 
modification that the gain of the existing circuit could be adjusted only by changing the input 173 
gain resistance (RGain). 174 
 𝐼𝑛𝑝𝑢𝑡 𝑏𝑢𝑓𝑓𝑒𝑟𝑠 𝑔𝑎𝑖𝑛 =  1 +
2𝑅𝑏𝑢𝑓𝑓𝑒𝑟
𝑅𝐺𝑎𝑖𝑛
 ; 𝑤ℎ𝑒𝑟𝑒 𝑅𝑏𝑢𝑓𝑓𝑒𝑟1 =  𝑅𝑏𝑢𝑓𝑓𝑒𝑟2     (5) 175 
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As the differential amplifier take no current, the difference in the voltage of RGain is equal to 176 
the difference in the voltage across Rsense. Therefore, the yielded output voltage of the 177 
differential amplifier is expressed as follows: 178 
𝑉𝑜𝑢𝑡 = (𝑉1 − 𝑉2) (1 +
2𝑅𝑏𝑢𝑓𝑓𝑒𝑟
𝑅𝐺𝑎𝑖𝑛
)
𝑅3
𝑅1
; 𝑤ℎ𝑒𝑟𝑒 𝑅1 = 𝑅2    (6)              179 
The values of the R3 and R1 is fixed at 1kΩ, Rbuffer is equal to 10kΩ, V1 and V2 are the positive 180 
and negative input of the differential amplifier, respectively. RGain is the input gain resistance 181 
adjusted to increase/decrease the gain of the deferential amplifier in contrast with high 182 
impedance voltage levels measured at Rsense terminals. Hereafter, the modified circuit accepts 183 
high impedance input for mismatching conditions as well as has the capability to regulate the 184 
circuit gain based on a potentiometer allocated in the input buffer circuit. 185 
 
 
Fig. 3 Improved current limiter circuit with high input impedance characteristics 
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In order to observe the total voltage drop of the proposed current limiter circuit, we have tested 186 
the circuit using a high power resistive load. The resistive load was slowly reduced by factor 187 
of 0.5 A, and the voltage drop across Q1 and Q1+Rsense are measured; the only loss in the 188 
voltage is across these components since Q2 MOSFET is derived internally by the differential 189 
amplifier as well as the LED current driver. According to Fig. 4, the maximum current limiter 190 
circuit voltage drop at 10 A dc load is equal to 0.09 V and 0.12 V across Q1 and Rsense, 191 
respectively. Simply, this quantifies that the total loss of the voltage is equal to 0.21 V. 192 
 
Fig. 4 Voltage drop of Q1 and Q1+Rsense  
  
A complete connection of the circuit across three series-connected PV sub-strings are shown 193 
in Fig. 5. It is worth noting that the present circuit is designed for monocrystalline and 194 
polycrystalline solar modules, which are made by multiple sub-strings as shown in Fig. 5. 195 
While, other PV technologies such as thin films are based on multijunction solar cells that are 196 
manufactured in such a way that each solar cell is provided with its own bypass diode, where 197 
hot-spotting is not a concern. 198 
 
Fig. 5 Detailed connection of three series-connected PV sub-strings with the implemented 
current circuit limiter  
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3. Simulation Results 199 
Three different simulation case studies were carried out by analyzing the performance of the 200 
current limiter circuit. The simulation was carried out using MTLAB/Simulink software, the 201 
simulation layout is shown in Fig. 6. A single PV sub-string comprising 20 series-connected 202 
solar cells was simulated, while the main electrical parameters at standard test conditions (STC) 203 
are shown in Table 2. We have also included a simple perturb and observe (P&O) maximum 204 
power point tracking algorithm to trace the output power-curve (P-V) in each simulated 205 
scenario, a further explanation on the implementation of typical P&O is discussed in previous 206 
articles such as [21]-[23]. The solar irradiance and temperature of each solar cell are taken from 207 
a MATLAB c-code. Therefore, any shading condition could be applied on every solar cell by 208 
changing the solar irradiance. As an example, if a first solar cell is affected by 30% shading, 209 
hence, the solar irradiance would be equal to 700 W/m2, instead of 1000 W/m2 at STC. 210 
Table 2 PV sub-strings (20 series-connected solar cells) main electrical Parameter at STC 
Electrical Parameter Value 
Maximum Power Point (Pmpp) 73.32 W 
Current at maximum power point (Impp) 7.67 A 
Voltage at maximum power point (Vmpp) 9.56 V 
Short circuit current (Isc) 8.18 A 
Open circuit voltage (Voc) 12.25 V 
In the first case (case #1), four solar cells are affected by 30% partial shading condition, while 211 
in the second case (case #2) three solar cells are affected by 30% shading condition and other 212 
three are under 75% shading. In the last case (case #3), the implemented current circuit limiter 213 
was examined while 15 solar cells are under 70% shading. Obtained results were compared 214 
with conventional bypass diode circuit [24]. 215 
 
Fig. 6 Simulation layout using MATLAB/Simulink software 
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In the first case (case #1) four solar cells are affected by 30% shading condition, the simulation 216 
results of the P-V curves are shown in Fig. 7(a). Without using the current limiter circuit, the 217 
maximum output power is equal to 64.87W; while there is an increase of 29.2% in the output 218 
power after using the proposed mitigation method. Likewise, results of the second case are 219 
shown in Fig. 7(b). Evidently, the proposed current limiter circuit increases the output power 220 
by 34.2%. According to the results of the last case, shown in Fig. 7(c). The P-V curves show 221 
that without using the current limiter circuit the maximum power is equal to 20.34W; while the 222 
output power is increase by 25% (up to 25.43W) after using the current limiter circuit. 223 
As a result, simulation results show that the proposed method is capable of increasing the 224 
output power of the shaded solar cells, typically in a range of 25% to 34%.  225 
 
 
      
(a) (b) 
 
 
(c) 
Fig. 7 Simulation results of the Power-Voltage curves for different case studies shown earlier 
in Fig. 6. (a) Case #1, (b) Case #2, (c) Case #3   
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Despite the improvement in the output power using the current limiter circuit, it is worth 226 
declaring that the proposed circuit on average would dissipated around 0.46W during 227 
conduction mode; where a PV module is affected by a mismatch condition (i.e. shading or hot-228 
spotting affecting a PV module). Fig. 8 shows the simulation results of the dissipated output 229 
power of the current limiter circuit while mitigating the current level using the third simulation 230 
case study (Case #3); simulation results captured over a period of one minute; while the 231 
minimum and maximum dissipated power are equal to 0.44 W and 0.47 W, respectively. 232 
 
Fig. 8 Power dissipation of the developed current limiter circuit; the simulation is 
taken form the third case study (Case #3) 
 
 
4. Experimental Results 233 
In order to experimentally observe the performance of the new proposed current limiter circuit, 234 
the circuit was integrated with a PV module that will be examined under different scenarios. 235 
The PV module adopted for the experiments is shown in Fig. 9. For comparison purposes, the 236 
output measured data for an adjacent PV module configured with a conventional bypass diode 237 
circuit has been considered. The examined PV modules consists of 60 solar cells manufactured 238 
as in three sub-strings, their main electrical parameters are as follows: Pmpp: 220.2 W; Vmpp: 239 
28.7 V, Voc: 36.7 V, Impp: 7.67 A, and Isc: 8.18 A.  240 
 
 
 
 
 
 
Fig. 9 Examined PV modules 
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The circuit implementation of the new junction-box is shown in Fig. 10. Typically for high 241 
power PV modules, there are three to four sub-strings. However, low power PV modules 242 
normally contain 2 sub-string. Therefore, the develop circuit (junction-box) can accept up to 243 
four different sub-strings connection, while the measurements of each sub-string voltage, 244 
current can be monitored. On the other hand, the total voltage loss in the current limiter circuit 245 
can be obtained using the measurement of the voltage drop in across Q1 MOSFET and Rsense. 246 
It is worth noting that the current is measured using AD8218 a high voltage, high resolution 247 
current shunt sensor [25]. The AD8218 performs bidirectional current measurements across a 248 
shunt resistor with a range of ±15 A. The sensor is capable of breakthrough performance 249 
throughout the −40 °C to +125 °C temperature range, with a maximum measurement error of 250 
0.35%. According to the voltage transducer, the circuit is implant with B25 voltage sensor [26] 251 
that can measure maximum sub-string voltage of 25 V, typically with a maximum measurement 252 
error of 0.1% in a temperature range between −30 °C to +175 °C. 253 
 
 
 
Fig. 10 Developed PV module junction box 
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4.1 Partial Shading Scenarios 254 
This section presents the evaluation of the current limiter circuit vs. the conventional bypass 255 
diode circuit throughout various partial shading scenarios. The examination of each shading 256 
scenario lasts for 1-day. In order to observe the effectiveness of the proposed circuit, tested PV 257 
modules output voltage, current and power have been recorded. 258 
The first partial shading scenario is shown in Fig. 11(a). Two solar cells are covered by opaque 259 
object. In contrast, one PV sub-string is affected by a shade (1st sub-string). Same experiment 260 
is applied for the 2nd PV module equipped with the conventional bypass diode circuit. Solar 261 
irradiance over the day is shown in Fig. 11(c); the solar irradiance and ambient temperature are 262 
measured using a ground-based weather station shown in Fig. 11(b), sited adjacent to the 263 
examined PV modules, while the average temperature over the day is equal to 12.3 °C. 264 
                   
                 (a)                                  (b)                                                         (c) 
Fig. 11 (a) Shading scenario #1; two solar cells at the same sub-string are coved by opaque 
object, (b) Weather station, (c) Measured solar irradiance and ambient temperature during the 
experiment 
As shown in Fig. 12(a), the PV sub-strings output voltage are almost identical, with a very 265 
limited decrease in the output measured voltage over the shaded PV sub-string (PV string #1). 266 
However, the output current shown in Fig. 12(b) has a drop in the first PV string of the PV 267 
module equipped with the bypass diode circuit, whereas this drop in the output current is no 268 
longer exists for the PV module equipped with the proposed current limiter circuit. 269 
Subsequently, it is expected to have a drop in the output power generated from the 1st PV sub-270 
string as shown in Fig. 12(c), whistle there is a limited output power loss measured in the PV 271 
module equipped with the proposed circuit. 272 
According to Fig. 12(d), the yielded output power has an average increase of 5.68% using the 273 
proposed circuit. In fact, this increase in the amount of power is allied to the increase in the 274 
first PV sub-string output current; whistle, the voltage drop has no signification impact over 275 
this particular shading scenario. 276 
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(a) 
             
(b) 
             
(c) 
 
(d) 
Fig. 12 (a) Measured Vmpp, (b) Measured Impp, (c) Measured Pmpp, (d) PV modules measured 
output power 
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In order to test the Feasibility of the proposed method to overcome the hot-spotting 277 
phenomenon during partial shading conditions, we have examined the PV module shown in 278 
Fig. 11(a). The thermal image of the PV module before using the current limiter circuit is 279 
shown in Fig. 13(a). Since two solar cells are shaded by opaque object, hence, the shaded PV 280 
cells electrically operate as load, and the electrical power is transformed into heat causing an 281 
increase of the cells temperature from 19.1 to 19.6 °C. However, adjacent solar cells, non-282 
shaded cells, have a temperature of 13.2 °C.  283 
At this point, we have manually connected the PV module to the current limiter circuit in order 284 
to test its impact on the hot-spots temperature. As shown in Fig. 13(b), the PV module no 285 
longer have the hot-spotted solar cells, in fact, this is due to the limitation of the current 286 
controlled by the proposed technique. As a result, the PV module solar cells have a temperature 287 
of 12.9 °C. 288 
 
 
(a)                                                                                   (b) 
Fig. 13 Impact of using the proposed current limiter circuit on the hot-spots of the PV module 
present due to the existence of partial shading. (a) Thermal image of the PV module before 
using the current limiter circuit, (b) Thermal image of the PV module after using the current 
limiter circuit 
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The second partial shading scenario is shown in Fig. 14(a). Two and four solar cells are shaded 289 
in the first and second PV sub-strings, respectively. Same experiment is applied for the 2nd PV 290 
module equipped with the conventional bypass diode circuit. The Solar Irradiance and ambient 291 
temperature over the day is measured and presented in Fig. 14(b). 292 
         
                                      (a)                                                                        (b)                                                          
Fig. 14 (a) Shading scenario #2; two and four solar cells are shaded in the first and second 
PV sub-strings, subsequently, (b) Measured solar irradiance and ambient temperature during 
the experiment 
As shown in Fig. 15(a), the PV sub-strings output voltage is almost identical, with a very 293 
limited decrease in the Vmpp over the shaded PV sub-strings (#1 and #2). However, the output 294 
current shown in Fig. 15(b) has a drop in the first and second PV strings of the PV module 295 
equipped with the bypass diode circuit, while this drop in the output current is no longer exists 296 
for the PV module equipped with the proposed current limiter circuit. Consequently, it is 297 
expected to have a drop in the output power generated from the 1st and 2nd PV sub-strings as 298 
presented in Fig. 15(c). The yielded output power has an average increase of 12.3% using the 299 
proposed circuit as presented in Fig. 15(d). Indeed, this increase in the amount of power allied 300 
with the increase in the first and second PV sub-strings output current.  301 
As a result, the output power enhancement in both shading scenarios #1 and #2 confirm the 302 
ability of the proposed current limiter circuit to increase the yielded power generation of the 303 
PV modules by mitigating the amount of the current distributed by the mismatched PV sub-304 
string(s).  305 
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(b) 
             
(c) 
 
(d) 
Fig. 15 (a) Measured Vmpp, (b) Measured Impp, (c) Measured Pmpp, (d) PV modules measured 
output power 
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4.2 PV Modules Affected by Hot-Spots 306 
In this section, the current limiter circuit will be evaluated using two different PV modules 307 
affected by dissimilar hot-spotting type; namely one hot-spotted solar cell, and two hot-spotted 308 
solar cells.  309 
The first examined PV module is affected by one hot-spotted solar cell. The thermal image of 310 
the hot-spot is shown in Fig. 16(a). As noticed, the hot-spotted solar cell has a temperature of 311 
21.3 °C, compared to adjacent healthy/non-hot-spotted solar cells of 16.2 °C. The proposed 312 
current limiter circuit were equipped in the PV module and as presented by the second thermal 313 
image, the hot-spot has been completely eliminated; the temperature of the PV module is equal 314 
to 15.3 °C. It is worth noting that the used thermal camera (FLIR i5) has a resolution of ±0.3 315 
°C. By contrast with the results shown in Fig. 16(a), it is evident that the proposed circuit 316 
decreases the hot-spot temperature to equivalent with adjacent healthy solar cells. The removal 317 
of the hot-spots was guaranteed since the current limiter circuit mitigates the mismatched 318 
current flowing through the PV sub-strings, subsequently, warrant an equivalent amount of 319 
current flowing into all solar cells.  320 
At first stage the PV module was connected to the conventional bypass diode circuit. Manually, 321 
we have reconnected the PV module sub-strings to the current limiter circuit. The solar 322 
irradiance during the experiment was fixed at 670 W/m2. Here, we have to ensure that the solar 323 
irradiance does not change since any variations of the solar irradiance would impact the 324 
temperature of the hot-spotted solar cell as well as the amount of current passing though the 325 
hot-spotted PV sub-string. Therefore, the selected duration of the experiment lasts for a period 326 
of only 1 minute. This procedure was reconsidered while examining the second PV module 327 
affected by a different hot-spot type as shown in Fig. 17(a). 328 
Fig. 16(b) shows the results of the PV hot-spotted module while the PV sub-string is connected 329 
with the conventional bypass diode and the current limiter circuit; 1200 samples were taken, 330 
each sample is measured over a period of 50 ms. Therefore, the experiment duration is equal 331 
to 1200 x 50 ms = 1 minute. Remarkably, there is an increase of 14.2% in the output measured 332 
current due to the integration the proposed circuit with the PV module. Hence, this increase in 333 
the output current would result an increase in the output power generated by the PV module.  334 
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(a) 
 
(b) 
Fig. 16 (a) Thermal image of PV module affected by one hot-spotted solar cell, (b) Output 
current measurements 
The second examined PV module is affected by two hot-spotted solar cells; thermal image of 335 
the hot-spots are shown in Fig. 17(a). The temperature of the hot-spots is ranging from 336 
21.2~21.4 °C, compared to adjacent healthy/non-hot-spotted solar cells of 15.9 °C. In addition, 337 
the solar irradiance during the experiment was fixed at 677 W/m2. 338 
The proposed current limiter circuit were equipped with the PV module and as shown by the 339 
second thermal image, both hot-spots have been eliminated. The temperature of the PV module 340 
has been mitigated to 16.4 °C. Furthermore, there is an increase of 16.7% in the output 341 
measured current due to the integration of the current limiter circuit in the PV module, results 342 
are shown in Fig. 17(b). 343 
Despite the fact that the proposed current limiter circuit eliminates the hot-spots in the PV 344 
modules as well as increase the output power during partial shading scenarios, yet, it pays off 345 
an additional cost, practically speaking, there is a certain amount of power dissipation that 346 
would be lost during the mitigation/current-limitation process. 347 
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(a) 
 
(b) 
Fig. 17 (a) Thermal image of PV module affected by two hot-spotted solar cells, (b) Output 
current measurements 
The dissipated power of the PV module equipped with the current limiter circuit vs. the 348 
conventional bypass diode circuit are shown in Fig. 18(c), the experimental setup is shown in 349 
Fig. 18(a) where two solar cells are shaded by an opaque object. The test lasts for an hour; 350 
sampling rate: 1 sample/second. As noticed, the average power dissipation is equal to 0.16 W 351 
and 0.05 W using the current limiter and the conventional bypass diode circuit, respectively.  352 
Theoretically, the forward voltage drop of the conventional bypass diode for a PV sub-string 353 
is equal to 25 mV typically at 1~8 A dc load. Since we have connected the PV module with 2 354 
A dc load, the power dissipation of the conventional bypass diode circuit shown in Fig. 18(c) 355 
is measured by (7). 356 
   𝑃𝑑𝑖𝑠𝑠𝑖𝑝𝑎𝑡𝑖𝑜𝑛(𝑐𝑜𝑛𝑣𝑒𝑛𝑡𝑖𝑜𝑛𝑎𝑙 𝑏𝑦𝑝𝑎𝑠𝑠 𝑑𝑖𝑜𝑑𝑒 𝑐𝑖𝑟𝑐𝑢𝑖𝑡) = 25 mV (𝑜𝑛𝑙𝑦 𝑜𝑛𝑒 𝑃𝑉 𝑠𝑢𝑏 −357 
𝑠𝑡𝑟𝑖𝑛𝑔 𝑖𝑠 𝑎𝑓𝑓𝑒𝑐𝑡𝑒𝑑 𝑏𝑦 𝑠ℎ𝑎𝑑𝑖𝑛𝑔) ×  𝐼𝑙𝑜𝑎𝑑(2 A) = 0.05 W                                                                    (7) 358 
In order to measure the total power dissipation of the proposed current limiter circuit, the 359 
voltage drop across the Q1 MOSFET and Rsense is measured. As shown previously in Fig. 10, 360 
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the circuit has three output pins to allow reading the total voltage drop in each of the PV module 361 
sub-strings. Accordingly, Fig 18(b) shows that the average voltage drop of 0.08 V occur in the 362 
first sub-string due to the existence of partial shading on this particular sub-string, hence the 363 
circuit has been automatically activated. On the other hand, the second and third sub-strings 364 
have a voltage drop of 0 V, since both sub-strings are not affected by partial shading. 365 
The total power dissipated by the current limiter circuit is calculated using (8), where 𝑉𝑑𝑟𝑜𝑝 is 366 
the total voltage of Q1 MOSFET and Rsense of the current limiter circuit and 𝐼𝑙𝑜𝑎𝑑 is the load 367 
current.  368 
𝑃𝑑𝑖𝑠𝑠𝑖𝑝𝑎𝑡𝑖𝑜𝑛(𝑝𝑟𝑜𝑝𝑜𝑠𝑒𝑑 𝑚𝑒𝑡ℎ𝑜𝑑) =     [(𝑉𝑑𝑟𝑜𝑝 1
𝑠𝑡𝑠𝑢𝑏 − 𝑠𝑡𝑟𝑖𝑛𝑔) + (𝑉𝑑𝑟𝑜𝑝 2
𝑛𝑑𝑠𝑢𝑏 − 𝑠𝑡𝑟𝑖𝑛𝑔) +369 
(𝑉𝑑𝑟𝑜𝑝 3
𝑟𝑑𝑠𝑢𝑏 − 𝑠𝑡𝑟𝑖𝑛𝑔)]  ×  𝐼𝑙𝑜𝑎𝑑 = [ (0.08 V) + (0 V) + (0 V)] × 2 A = 0.16 W                                (8) 370 
As a result, the power dissipation calculated using (8) is identical with the average power 371 
dissipation shown in Fig.18(c). 372 
         
                    (a)                                                                           (b) 
 
(c) 
Fig. 18 (a) Experimental setup, (b) Total voltage drop in the current limiter circuit, (c) 
Comparison of the power dissipation 
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In this regard, it is worth noting that the actual power dissipation of the proposed current limiter 373 
circuit is dependent on the number of PV sub-strings affected by shading or hot-spotting 374 
condition. By contrast, we have examined a PV module under three different scenarios, where 375 
each scenario lasts for 20 minutes: 376 
1) PV module affected by 20% shading condition; see Fig. 19(a).  377 
2) No shading is applied. 378 
3) PV module affected by 60% shading condition; see Fig. 19(b). 379 
Since the same partial shading has been applied on all the PV module sub-strings, the voltage 380 
drop across Q1 MOSFET and Rsence are almost identical. The average 𝑉𝑑𝑟𝑜𝑝 is equal to 0.079 381 
V during 20% shading, while the 𝑉𝑑𝑟𝑜𝑝 slightly increase to 0.081 V during 60% shading. 382 
Therefore, it is possible to calculate the power dissipation of the PV module during both 383 
experiments using (9) and (10), respectively. 384 
𝑃𝑑𝑖𝑠𝑠𝑖𝑝𝑎𝑡𝑖𝑜𝑛(20% 𝑠ℎ𝑎𝑑𝑖𝑛𝑔) = [ (0.079 V) + (0.079 V) + (0.079 V)] × 2 A = 0.474 W                  (9) 385 
𝑃𝑑𝑖𝑠𝑠𝑖𝑝𝑎𝑡𝑖𝑜𝑛(60% 𝑠ℎ𝑎𝑑𝑖𝑛𝑔) = [ (0.081 V) + (0.081 V) + (0.081 V)] × 2 A = 0.486 W                (10) 386 
 
    
           (a)                                (b)                                                          (c) 
 
(d) 
Fig. 19 (a) 20% shading is applied on the PV module, (b) 60% shading is applied on the PV 
module, (c) Output power dissipation of the current limiter circuit 
  24 
 
As presented in Fig. 19(c), in the first case, the average power dissipation of the current limiter 387 
circuit is equal to 0.47 W, equivalent to the calculated power dissipation by (9). In the second 388 
experiment, the circuit is inactivated “sleep mode”, and since the PV module has no shading, 389 
the power dissipation of the current limiter circuit is equal to 0 W, while the 𝑉𝑑𝑟𝑜𝑝 is equal to 390 
0 V in all PV module sub-strings. The third experiment, where the PV module is examined 391 
under 60% shading condition, the average measured power dissipation of the circuit is equal to 392 
0.49 W, nearly identical to the calculated power dissipation using (10). 393 
5. Conclusion 394 
In this paper a new current limiter circuit has been presented to overcome partial shading and 395 
hot-spotting scenarios affecting PV modules. The circuit prevents the limited current generated 396 
during partial shading conditions, and eliminating the hot-spots of the PV modules by 397 
decreasing its temperature level. With respect to other solutions based on different principles, 398 
the proposed circuit has an automatic control behaviour, in the sense that is self-triggering 399 
when mismatch conditions such as partial shading or hot-spotting occur in the PV modules. 400 
The biggest advantages of the proposed circuit that it does not need any processing unit such 401 
as microcontrollers, or any other complex logic circuit implementation. In addition, the 402 
developed circuit has a very limited forward voltage drop compared with conventional bypass 403 
diodes such as Schottky diodes. It was shown that the actual drop of less than 0.24 V at 2 A of 404 
current is required to function the circuit which translates into a typical maximum power 405 
dissipation of 0.5 W. 406 
The current limiter circuit was experimentally validated using various scenarios. During partial 407 
shading conditions, it was evident that the proposed circuit enhances the output generated 408 
power by 15% compared to conventional bypass diodes. While, the circuit could also eliminate 409 
PV hot-spots, evidently reduces the abnormal PV hot-spots temperature to equivalent the 410 
adjacent non-hot-spotted solar cells temperature. 411 
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